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ABSTRACT
An advanced ten level five micron CMOS test chip
was ~~signed. Desigfl rules were establiSh~ and
layout was completed with ~~tegrated Circuit
Editor.
I NTRODUC~ ION
ComplittIel~t~’Y Metal Gate Oxide ~echn0l0gY incorporates
n-channel and p-channel field effect devices on the same
wafer. CMOS devices con5U~TIe less power, have better flOjSC
immunitY, and higher packing densities than other integrat~
circUit_~
presently, an advanced CMOS process is i~ devel0P~t9flt at
RIT. This project ~0~~j~ts of ~~eating the preliminarY
design rules and ~~signinQ the test masks for this CMOS
process. The process uses 10 ~askiflg levels to fabricate
five micron, self_aliQ~~9d, polygate CMOS devices on N-type
wafers and features bimetal interconnect.
The design was created with the aid of an InteQrat~ Circuit
Editor (ICE) 5oftware package presentlY available at RIT.
This required the creation of a control progra~l (CMOS.IC~
and aligrlflient targets to allow for the 10 mask level 5urti
proceSS.
The actual design includes discrete MOSFETS with variety of
transistor length to width ratioS- In each case, CMOS gates
are ~esigfled with the length to width ratio of the PMOSFET5
three times greater than that of the complefllentary NMOSFETE.
This matches current drive ~apahility as electrons are three
times more mobile than holes.
The number of masks is reduced to ten by using self aligned
gates. This practice also reduces device geometries and
parasitiCS. PMOSFETS are built in an n-type well while
NMOSFET5 are built directly into a p-type subStrat~ O::.:.ide
and n-plUS guar’d rings surround the PMOSFET, ~5olating it
from devices and reduciflQ the gain of the lateral NPN
parasitiC transiStQ~ This reduces the potEflt~~ for
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latchup. Consequently, PMOSFETs are much larger than their
complementary NMOSFETs.
A thick field oxide is grown in all non-active regions of
the chip. A boron implant under the field oxide increases
the threshold of parasitic devices which may form under
metal or poly interconnects.
NMOS and PMOS threshold are matched at 1.5 volts. Supply
voltages are +5 volts and ground. Parametric structures are
also included to evaluate the bimetal processes.
The ten photornasks are used to:
1] define n-well regions
2] define field regions
~] protect n-well regions P
4] define poly gates and interconnect ~o~y
5] expose n+ regions
6] define contacts
7] define metall pattern
8] define vias
9] define metal2 pattern
10] clear bonding pads
DESIGN RULES
The 10 masks designed will be made with RIT’s present silver
halide mask technology. The silver grain size limits the
minimum critical dimension to five microns. When chrome
mask technology is developed at RIT, the minimum critical
dimensions may be reduced.
The design also allows for a five micron alignment tolerance
at all mask levels. This design rule was liberally made so
students who are not experts with the exposure system can
align the masks quickly and still fabricate working devices.
Although this reduces packing density, the tradeoff was
practical for a university environment. Alignment targets
are defined by the first mask (define n-well regions). All
subsequent mask levels are aligned to this first mask.
This design will be used to test a process which has not yet
been run at RIT. Estimates of the final junction depths are
necessarY to establish preliminarY design rules. Targets
for these parameters were based on Reference (1). ~ithough
all impurities are implanted, beth vertical and lateral
diffUSiOn ~f impurities occur during 5~bseqUent high
terriperatLire processes (drive in, oxide growth, anneal).
SUPREM was then used to predict final juncticfl depths. It
was assumed that the final vertical j~nCtiOfl depth ~5 equal
to the final lateral junction depth.
RESULTS/tuI5~S~ON
Table 1 summariZes the junction depths calculated by SUFREM
Table j: SUPREM junction depths
Junction depth
N — we 1 1 5- (>0 urn
N+ source/drain and guard ring 1.12 urn
p+ source/drain o.e.S urn
The qat? length is patterned at 5 microns, the rninirnU~1
critical dimension. The source/drain diffusions encroach
appro>::imat~Y 1 micron in from each side of the gate, so the
effective length of each gate is appro:<imatelY :3 rnicrOnS~
Three different gate widths for the NMOSETS are designed.
The gate lengths are 10, 15, and 50 urn. The PMDSFET gate
widths are each three time their NMQSFET counterParts. The
gate lengths are 30, 75, and 150 urn. Con,pari5o~ between
gate widths should be made after fabrication.
Contact length is also designed at the minimum critical
dimension, 5 microns. Contacts are surrounded by 5 urn of
metal on each side to allow for alignment tolerance. The
width of each contact is maximized for individual devices.
This practice reduces contact resistance but does not
increase device size.
The inner field oxide ring and the n-plus guard ring
surroufldiflQ the PMDSFETE are both 10 micrOn wide. This is a
preliminarY design rule which should be enough to prevent
latchUP and should be j~veStigat~ upon fabrication.
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An advanced CMOS process design rule set and test chip have
been designed. The ICE process file is called CMOS.ICE.
The final 10 mask design file is called CMOSCHIP.CIF. These
files, along with the alignment targets, parametric
structures, and individual devices have been submitted to
Mike Jackson.
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CONCLUSIONS
Stru~tur~ on the test chip include:
1] Suni aligflrn~t targets For all mask levels
23 metal1 — polY contact chain array :
85 (lOum x burn) connected by 30urri metal 1
and poly segmentS.
* pads 11 - 12 [reSi5ta~~~
3] metal2 — metal1 via chain array
E5 (bOurn x lOurt’) connected by 3Ourr’ metal 2
and metal1 segmentS.
* pads 10 - 11 tresi5taI~~
4] discrete NMOSFET : wll = 1O/5Wt’ (21)
* pad 1 [drain]
* pad 2 [gate]
* pad 3 [source)
53 discrete NMOSFET : w/l = 25/5W” (5:1)
* pad 4 tdraifl]
* pad 5 [gate]
* pad é. [source]
~.3 discrete NtIOSFET : w/l = 5O/5Wt’ (lOt 1)
* pad 7 [drain]
* pad S [gate]
* pad 9 [soLirce]
7] discrete PMOSFET : wil = 30/SW” (6:1)
* pad 1.3 [drain)
* pad 14 [gate]
* pad 15 [soUrce]
8] discrete PMOSFET : w/l 75/Sun’ (15:1)
* pad i& [drain]
* pad 17 [gate]
* pad is [source]
9] discrEte PMDSFET : w/l = 150/Sun’ (301)
* pad 19 [drain)
* pad zo [gate]
* pad 21 [source)
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10] CMOS inverter gate : NMOSFET (2:1) PMOSFET (6:1)
* pad 25 [output]
* pad 26 [input]
* pad 27 [ground]
* pad 25 [+5 volts]
11] CMOS inverter gate : NMOSFET (5:1) PMOSFET (15:1)
* pad 29 [output]
* pad 30 [input]
* pad 31 [ground]
* pa~ 32 [+5 volts]
12] CMOS inverter flate : NMOSFET (10:1) PMOSFET (30:1)
* pad 33 [output]
* pad 34 [input]
* pad 35 [ground]
* pad 36 [+5 volts]
13] CMOS inverter ring oscillator :
15 inverters; NMDSFETs (51) PMOSFETs (151)
* pad 46 [+5 volts]
* pad 47 [ground]
* pad 45 [output]
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